↓ Skip to main content

Performance Analysis of Bit-Width Reduced Floating-Point Arithmetic Units in FPGAs: A Case Study of Neural Network-Based Face Detector

Overview of attention for article published in EURASIP Journal on Embedded Systems, July 2009
Altmetric Badge

Citations

dimensions_citation
12 Dimensions

Readers on

mendeley
15 Mendeley